The aim of this paper is to investigate the role of the etching of the sidewalls of p-GaN on the dynamic performance of normally-off GaN HEMTs with p-type gate. We analyze two wafers having identical epitaxy but with different recipes for the sidewall etching, referred to as "Etch A" (non-optimized) and "Etch B" (optimized). We demonstrate the following relevant results: (i) the devices with non-optimized etching (Etch A), when submitted to positive gate bias, show a negative threshold voltage shift and a decrease in Ron, which are ascribed to hole injection under the gate and/or in the access regions; (ii) transient characterization indicates the existence of two trap states, with activation energies of 0.84 eV (CN defects) and 0.30 eV. The latter (with time-constants in the ms range) is indicative of the hole de-trapping process, possibly related to trap states in the AlGaN barrier or at the passivation/AlGaN interface; (iii) by optimizing the p-GaN sidewall etching (for the same epitaxy) it is possible to completely eliminate the threshold voltage shift. This indicates that hole injection mostly takes place on the sidewalls.
Introduction
The renovation of traditional power systems by using Gallium Nitride (GaN) high-electron-mobility transistors (HEMTs) has become a challenging topic [1] . Some recent advances may change what is possible in power electronics. In fact, wide band gap semiconductors not only enable higher power densities than conventional silicon based devices do, but can also convert between DC and AC at higher temperatures, using higher switching frequencies and with greater efficiency [2] .
Depletion-mode transistors have excellent performance, owing to the inherent high sheet carrier density at AlGaN/GaN hetero-interface caused by the material's unique polarization-induced electric field; on the other hand, obtaining enhancement-mode has been relatively difficult, and several optimization steps are still underway [3] , [4] . In order to obtain an enhancement mode device, a p-type doped GaN cap layer is introduced under the gate metal. GaN HEMTs with a p-type gate can show threshold voltage instabilities, as reported by preliminary reports [5] , [6] , [7] . In this article, we present a detailed study of the trapping process induced by positive gate bias in GaN HEMTs with p-type gate. By analysing two different gate processes, we study the kinetics of the threshold voltage variation, and -for the first time -we demonstrate that etching of the sidewalls of pGaN can significantly influence device stability. The original results described within this paper demonstrate that: (i) the exposure to a positive gate bias induces a dynamic increase of the drain current, ascribed to a negative shift of the threshold and to a decrease in onresistance, in the devices with non-optimized etching ("Etch A"). (ii) Two dominant trapping mechanisms occur. The first one is associated with charge-state transition of Carbon impurities in Nitrogen Gate Voltage (V)
can be suppressed by the p-GaN sidewall etching for the same epitaxy. with p-type gate fabricated on Si substrate are considered in this paper. A schematic cross-section of the gate region in a p-GaN gated HEMT is depicted in Fig. 1 . Two wafers are studied. The devices have identical epitaxy but the untreated ones have undergone a reference process without improvements, referred to as "Etch A", while the devices "Etch B" are fabricated with a process variation, resulting in higher p-GaN sidewall and access regions quality (different etch chemistries were used for case "A" and "B").
Experimental details
It is shown that the same process reduces the reverse and forward gate leakage current significantly [8] .
The devices under test feature a single finger with a gate width of 200 m. The device analysis has been experimentally carried out on-wafer. 
Results

Pulsed characterization of reference devices
Double-pulse measurements were carried out (using a custom system), starting from several quiescent (VGS, VDS) bias point with a positive VGS value (up to 7 V) and zero volt on the drain. This allows to induce a significant trapping under the gate and in the access regions, thus studying the instability of the threshold voltage. IDVD and IDVG curves were tested at room temperature, by adopting a duty cycle of 1% (pulse width = 1s, pulse period= 100s).
The transfer characteristics are measured at a drain potential of 5 V and are plotted in Fig. 2 (a) for process A.
Through pulsed measurement it is possible to compare different devices in terms of charge trapping [9] . The results for the device fabricated with process A demonstrate that a positive gate bias induces a dynamic increase of the drain current, ascribed to a variation of the pinch-off voltage (see the region around 10 -3 A/mm in Fig. 2 (a) ) and a decrease in on-resistance (see the high current region in Fig. 2 (a) ). The pinch-off voltage variation is calculated and plotted as function of quiescent bias applied to the gate in Fig. 2 (b) .
The device shows a slight positive pinch-off voltage shift after stressing at 1 V, followed by significant negative shift for positive gate trapping level. The small positive shift is ascribed to the injection of electrons from the 2DEG towards the AlGaN barrier (Fig. 3) . On the other hand, the physical mechanisms underneath the negative shift and the decrease in Ron is the accumulation of positive charges (holes), injected from the gate metal. These holes can be trapped at the AlGaN barrier (thus inducing a negative Vth shift, Fig. 3 ) and/or at the passivation/AlGaN interface (inducing a decrease in Ron). kinetics reveals two traps (one is carbon, the second represents the hole-de-trapping).
Transient characterization of reference devices
The characterization of trapping phenomena was carried out by drain-current deep-level transient spectroscopy (I-DLTS), which is based on the analysis of drain current transients (i.e. drain current variation with time) as a function of the channel temperature. This technique can provide very accurate information on the activation energy and cross section of the trap levels that limit the performance of GaN-based transistors [9] . The signatures of T2 is related with hole-detrapping responsible for the threshold voltage and Ron instabilities, and the activation energy Ea=0.30eV is indicative of relatively fast traps (~ms range), located at the AlGaN barrier and/or at the passivation/AlGaN layer. 
Temperature dependent characterization of reference devices
Characterization of devices with improved p-GaN sidewall
Threshold Voltage (V) In this section we present the same experimental analysis performed on the devices with the same epitaxy of reference ones but fabricated with the process variation for sidewall etching, referred to as "Etch B".
By optimizing sidewall surface and changing etch tool, we found that the exposure to positive gate has no effect on the threshold voltage. This demonstrates that the pinch-off voltage instability has been solved, as can be seen in Fig. 6 , only through optimization of the sidewall treatment. We therefore conclude that the Vth/Ron shift reported for Etch A samples mostly takes place due to injection of holes through traps located at the sidewalls of p-GaN, rather than in the "bulk" p-GaN layer. Such holes, once injected to the sidewall/passivation interface, can reach the access region thus favoring also a decrease in Ron. A careful optimization of sidewall etching is therefore a necessary step towards the fabrication of devices with stable Vth/Ron under high positive gate bias. Fig. 7 shows that the improvement of the p-GaN sidewall quality implies excellent pinch-off voltage stability also at high temperature.
voltage behaviour has been analyzed.
In particular, under double pulse testing an untreated device shows a negative threshold voltage shift at positive gate voltage, which is explained by hole injection under the gate and/or the gate-source region.
Transient measurements indicate that two trapping mechanisms take place, with activation energies of 0.84 eV (CN defects) and 0.30 eV (hole de-trapping process).
Overall, we have demonstrated in this paper the suppression of threshold voltage instability by opportunely passivate the p-GaN sidewall. The improved reliability of "Etch B" highlights that hole trapping mostly takes place on the sidewalls. 70°C  90°C  110°C  130°C  150°C  170°C  180°C 
